Monthly Archives: March 2009

OpenSparc-T2 Synthesis -Part 1

For anyone interested in learning processor architectures and synthesizing processor cores, they can refer to www.opensparc.net . Sun Micro has donated its entire sparc processor core to Opensource.  They even provide scripts for Synthesis using Synopsys DC and for Verification as well.

Due to my previous back ground and interest in Processor Architectures, given my current CAD background, I was very curious to learn and synthesize these cores. Also, the synthesis scripts are for to use with TALUS platform from Magma. The scripts will do the bottom-up synthesis & top level synthesis, Scan Insertion, Timing Optimization and will write a sized netlist .

Please note that, these scripts are not meant to use for any commerical purposes and strictly for personal/learning purposes only and provided “as-is” . Neither the scripts I provided below nor the work is endorsed and has nothing to do with my employer . Additionally please make sure you read all the disclaimers/license agreements when you download the cores.

Due to short of bandwidth and resources in mind, I’m only publishing logic synthesis scripts. May be time permitting, I will publish the P&R scripts in Part 2 series.

OpenSparc-T2 has the following features and this runs at 1.4GHz (714ps clock period )
8 Sparc cores, 8 threads each
Shared 4MB L2, 8-banks, 16-way associative
Two 10/1 Gb Enet ports w/onboard packet classification and filtering
One PCI-E x8 1.0 port

[caption id="" align="alignright" width="387" caption="OpenSparc T2 Layout  . Courtesy opensparc.net"]OpenSparc T2 Layout[/caption]

Main modules in the design are :
CCX – Crossbar
CCU – Clock control
DMU/PEU – PCI Express
EFU – Efuse (redundancy)
ESR – Ethernet SERDES
FSR – FBDIMM SERDES
L2B – L2 write-back buffers
L2D – L2 Data  L2D – L2 Data
L2T – L2 tags
MCU – Memory controller
MIO – Miscellaneous I/O
PSR – PCI-Express SERDES
RDP/TDS/RTX/MAC – Ethernet
SII/SIO – I/O datapath in/out to memory
SPC – Sparc core
TCU – Test control unit

PCI-E is not provided with the binary when you download and its a seperate IP.
cpu  is the top level module name .

The following source browser might help everyone when navigating through the hierarchy and for understanding RTL .

Click to continue reading “OpenSparc-T2 Synthesis -Part 1″

Posted in EDA | Tagged , , , , , , , , , , , , , , | 2 Comments

Indian Web2.0 Startups : Market segmentation and Analysis

Many many moons ago :) , I did  market research on internet start ups (excluding HW/Embedded domains is here) from India.. I did this as I was hearing about web2.0 quite a bit these days and how many in India are jumping on the entrepreneurship wagon . Some interesting things I found out are :

1. Its imp to keep in mind that entrepreneurship is growing in India. While this is all good, I see that the main problem here is there aren’t many successful enterpreneurs in India and so there is very limited mentor ship going on there. One can definitely benefit to some extent from organizations like TIE (www.tiesv.org) , I wonder how many are really taking advantage of these ?
2. Most operate in vertical domains
3. Core development comp or disruptive tech only handful..
4. I hardly came across any companies which deals with energy and infrastructure..such a serious pb in India..
5.  I see way too many “me too” companies with no differentiation at all…
6. 99% are web2.0 or service oriented and are commn driven..

India Web2.0 Startups : Market Segments and Analysis

Click here for the list: web2_companies_india1. It might be outdated , poorly categorized and by no means its a complete list..but represents the trend.

Any comments? feel free to add any companies you know of by posting in comments section.

Posted in General | Leave a comment